AArch64AddressingModes.h File Reference

#include "../../MathExtras.h"

Go to the source code of this file.

Typedefs
typedef enum AArch64_AM_ShiftExtendType	AArch64_AM_ShiftExtendType
	AArch64_AM - AArch64 Addressing Mode Stuff. More...

Enumerations
enum	AArch64_AM_ShiftExtendType {   AArch64_AM_InvalidShiftExtend = -1 , AArch64_AM_LSL = 0 , AArch64_AM_LSR , AArch64_AM_ASR ,   AArch64_AM_ROR , AArch64_AM_MSL , AArch64_AM_UXTB , AArch64_AM_UXTH ,   AArch64_AM_UXTW , AArch64_AM_UXTX , AArch64_AM_SXTB , AArch64_AM_SXTH ,   AArch64_AM_SXTW , AArch64_AM_SXTX }
	AArch64_AM - AArch64 Addressing Mode Stuff. More...

Functions
static const char *	AArch64_AM_getShiftExtendName (AArch64_AM_ShiftExtendType ST)
	getShiftName - Get the string encoding for the shift type. More...
static AArch64_AM_ShiftExtendType	AArch64_AM_getShiftType (unsigned Imm)
	getShiftType - Extract the shift type. More...
static unsigned	AArch64_AM_getShiftValue (unsigned Imm)
	getShiftValue - Extract the shift value. More...
static unsigned	AArch64_AM_getArithShiftValue (unsigned Imm)
	getArithShiftValue - get the arithmetic shift value. More...
static AArch64_AM_ShiftExtendType	AArch64_AM_getExtendType (unsigned Imm)
	getExtendType - Extract the extend type for operands of arithmetic ops. More...
static AArch64_AM_ShiftExtendType	AArch64_AM_getArithExtendType (unsigned Imm)
static uint64_t	ror (uint64_t elt, unsigned size)
static uint64_t	AArch64_AM_decodeLogicalImmediate (uint64_t val, unsigned regSize)
static bool	AArch64_AM_isValidDecodeLogicalImmediate (uint64_t val, unsigned regSize)
static float	AArch64_AM_getFPImmFloat (unsigned Imm)
static uint64_t	AArch64_AM_decodeAdvSIMDModImmType10 (uint8_t Imm)

Typedef Documentation

AArch64_AM_ShiftExtendType

typedef enum AArch64_AM_ShiftExtendType AArch64_AM_ShiftExtendType

AArch64_AM - AArch64 Addressing Mode Stuff.

Enumeration Type Documentation

AArch64_AM_ShiftExtendType

enum AArch64_AM_ShiftExtendType

AArch64_AM - AArch64 Addressing Mode Stuff.

Enumerator
AArch64_AM_InvalidShiftExtend
AArch64_AM_LSL
AArch64_AM_LSR
AArch64_AM_ASR
AArch64_AM_ROR
AArch64_AM_MSL
AArch64_AM_UXTB
AArch64_AM_UXTH
AArch64_AM_UXTW
AArch64_AM_UXTX
AArch64_AM_SXTB
AArch64_AM_SXTH
AArch64_AM_SXTW
AArch64_AM_SXTX

Definition at line 28 of file AArch64AddressingModes.h.

                                        {
    AArch64_AM_InvalidShiftExtend = -1,
    AArch64_AM_LSL = 0,
    AArch64_AM_LSR,
    AArch64_AM_ASR,
    AArch64_AM_ROR,
    AArch64_AM_MSL,
 
    AArch64_AM_UXTB,
    AArch64_AM_UXTH,
    AArch64_AM_UXTW,
    AArch64_AM_UXTX,
 
    AArch64_AM_SXTB,
    AArch64_AM_SXTH,
    AArch64_AM_SXTW,
    AArch64_AM_SXTX,
} AArch64_AM_ShiftExtendType;

Function Documentation

AArch64_AM_decodeAdvSIMDModImmType10()

static uint64_t AArch64_AM_decodeAdvSIMDModImmType10 ( uint8_t  Imm )

inlinestatic

Definition at line 214 of file AArch64AddressingModes.h.

{
    static const uint32_t lookup[16] = {
        0x00000000, 0x000000ff, 0x0000ff00, 0x0000ffff, 
        0x00ff0000, 0x00ff00ff, 0x00ffff00, 0x00ffffff, 
        0xff000000, 0xff0000ff, 0xff00ff00, 0xff00ffff, 
        0xffff0000, 0xffff00ff, 0xffffff00, 0xffffffff
        };
    return lookup[Imm & 0x0f] | ((uint64_t)lookup[Imm >> 4] << 32);
}

AArch64_AM_decodeLogicalImmediate()

static uint64_t AArch64_AM_decodeLogicalImmediate ( uint64_t  val, unsigned  regSize  )

inlinestatic

decodeLogicalImmediate - Decode a logical immediate value in the form "N:immr:imms" (where the immr and imms fields are each 6 bits) into the integer value it represents with regSize bits.

Definition at line 127 of file AArch64AddressingModes.h.

{
    // Extract the N, imms, and immr fields.
    unsigned N = (val >> 12) & 1;
    unsigned immr = (val >> 6) & 0x3f;
    unsigned imms = val & 0x3f;
    unsigned i;
 
    // assert((regSize == 64 || N == 0) && "undefined logical immediate encoding");
    int len = 31 - countLeadingZeros((N << 6) | (~imms & 0x3f));
    // assert(len >= 0 && "undefined logical immediate encoding");
    unsigned size = (1 << len);
    unsigned R = immr & (size - 1);
    unsigned S = imms & (size - 1);
    // assert(S != size - 1 && "undefined logical immediate encoding");
    uint64_t pattern = (1ULL << (S + 1)) - 1;
    for (i = 0; i < R; ++i)
        pattern = ror(pattern, size);
 
    // Replicate the pattern to fill the regSize.
    while (size != regSize) {
        pattern |= (pattern << size);
        size *= 2;
    }
 
    return pattern;
}

References countLeadingZeros(), i, len, N, R, ror(), S, and val.

AArch64_AM_getArithExtendType()

static AArch64_AM_ShiftExtendType AArch64_AM_getArithExtendType ( unsigned  Imm )

inlinestatic

Definition at line 114 of file AArch64AddressingModes.h.

{
    return AArch64_AM_getExtendType((Imm >> 3) & 0x7);
}

References AArch64_AM_getExtendType().

AArch64_AM_getArithShiftValue()

static unsigned AArch64_AM_getArithShiftValue ( unsigned  Imm )

inlinestatic

getArithShiftValue - get the arithmetic shift value.

Definition at line 92 of file AArch64AddressingModes.h.

{
    return Imm & 0x7;
}

AArch64_AM_getExtendType()

static AArch64_AM_ShiftExtendType AArch64_AM_getExtendType ( unsigned  Imm )

inlinestatic

getExtendType - Extract the extend type for operands of arithmetic ops.

Definition at line 98 of file AArch64AddressingModes.h.

{
    // assert((Imm & 0x7) == Imm && "invalid immediate!");
    switch (Imm) {
        default: // llvm_unreachable("Compiler bug!");
        case 0: return AArch64_AM_UXTB;
        case 1: return AArch64_AM_UXTH;
        case 2: return AArch64_AM_UXTW;
        case 3: return AArch64_AM_UXTX;
        case 4: return AArch64_AM_SXTB;
        case 5: return AArch64_AM_SXTH;
        case 6: return AArch64_AM_SXTW;
        case 7: return AArch64_AM_SXTX;
    }
}

References AArch64_AM_SXTB, AArch64_AM_SXTH, AArch64_AM_SXTW, AArch64_AM_SXTX, AArch64_AM_UXTB, AArch64_AM_UXTH, AArch64_AM_UXTW, and AArch64_AM_UXTX.

Referenced by AArch64_AM_getArithExtendType().

AArch64_AM_getFPImmFloat()

static float AArch64_AM_getFPImmFloat ( unsigned  Imm )

inlinestatic

Definition at line 183 of file AArch64AddressingModes.h.

{
    // We expect an 8-bit binary encoding of a floating-point number here.
    union {
        uint32_t I;
        float F;
    } FPUnion;
 
    uint8_t Sign = (Imm >> 7) & 0x1;
    uint8_t Exp = (Imm >> 4) & 0x7;
    uint8_t Mantissa = Imm & 0xf;
 
    //   8-bit FP    iEEEE Float Encoding
    //   abcd efgh   aBbbbbbc defgh000 00000000 00000000
    //
    // where B = NOT(b);
 
    FPUnion.I = 0;
    FPUnion.I |= ((uint32_t)Sign) << 31;
    FPUnion.I |= ((Exp & 0x4) != 0 ? 0 : 1) << 30;
    FPUnion.I |= ((Exp & 0x4) != 0 ? 0x1f : 0) << 25;
    FPUnion.I |= (Exp & 0x3) << 23;
    FPUnion.I |= Mantissa << 19;
 
    return FPUnion.F;
}

References F, and I.

AArch64_AM_getShiftExtendName()

static const char* AArch64_AM_getShiftExtendName ( AArch64_AM_ShiftExtendType  ST )

inlinestatic

getShiftName - Get the string encoding for the shift type.

Definition at line 48 of file AArch64AddressingModes.h.

{
    switch (ST) {
        default: return NULL; // never reach
        case AArch64_AM_LSL: return "lsl";
        case AArch64_AM_LSR: return "lsr";
        case AArch64_AM_ASR: return "asr";
        case AArch64_AM_ROR: return "ror";
        case AArch64_AM_MSL: return "msl";
        case AArch64_AM_UXTB: return "uxtb";
        case AArch64_AM_UXTH: return "uxth";
        case AArch64_AM_UXTW: return "uxtw";
        case AArch64_AM_UXTX: return "uxtx";
        case AArch64_AM_SXTB: return "sxtb";
        case AArch64_AM_SXTH: return "sxth";
        case AArch64_AM_SXTW: return "sxtw";
        case AArch64_AM_SXTX: return "sxtx";
    }
}

References AArch64_AM_ASR, AArch64_AM_LSL, AArch64_AM_LSR, AArch64_AM_MSL, AArch64_AM_ROR, AArch64_AM_SXTB, AArch64_AM_SXTH, AArch64_AM_SXTW, AArch64_AM_SXTX, AArch64_AM_UXTB, AArch64_AM_UXTH, AArch64_AM_UXTW, AArch64_AM_UXTX, and NULL.

AArch64_AM_getShiftType()

static AArch64_AM_ShiftExtendType AArch64_AM_getShiftType ( unsigned  Imm )

inlinestatic

getShiftType - Extract the shift type.

Definition at line 69 of file AArch64AddressingModes.h.

{
    switch ((Imm >> 6) & 0x7) {
        default: return AArch64_AM_InvalidShiftExtend;
        case 0: return AArch64_AM_LSL;
        case 1: return AArch64_AM_LSR;
        case 2: return AArch64_AM_ASR;
        case 3: return AArch64_AM_ROR;
        case 4: return AArch64_AM_MSL;
    }
}

References AArch64_AM_ASR, AArch64_AM_InvalidShiftExtend, AArch64_AM_LSL, AArch64_AM_LSR, AArch64_AM_MSL, and AArch64_AM_ROR.

AArch64_AM_getShiftValue()

static unsigned AArch64_AM_getShiftValue ( unsigned  Imm )

inlinestatic

getShiftValue - Extract the shift value.

Definition at line 82 of file AArch64AddressingModes.h.

{
    return Imm & 0x3f;
}

AArch64_AM_isValidDecodeLogicalImmediate()

static bool AArch64_AM_isValidDecodeLogicalImmediate ( uint64_t  val, unsigned  regSize  )

inlinestatic

isValidDecodeLogicalImmediate - Check to see if the logical immediate value in the form "N:immr:imms" (where the immr and imms fields are each 6 bits) is a valid encoding for an integer value with regSize bits.

Definition at line 158 of file AArch64AddressingModes.h.

{
    unsigned size;
    unsigned S;
    int len;
    // Extract the N and imms fields needed for checking.
    unsigned N = (val >> 12) & 1;
    unsigned imms = val & 0x3f;
 
    if (regSize == 32 && N != 0) // undefined logical immediate encoding
        return false;
    len = 31 - countLeadingZeros((N << 6) | (~imms & 0x3f));
    if (len < 0) // undefined logical immediate encoding
        return false;
    size = (1 << len);
    S = imms & (size - 1);
    if (S == size - 1) // undefined logical immediate encoding
        return false;
 
    return true;
}

References countLeadingZeros(), len, N, S, and val.

ror()

static uint64_t ror ( uint64_t  elt, unsigned  size  )

inlinestatic

Definition at line 119 of file AArch64AddressingModes.h.

{
    return ((elt & 1) << (size-1)) | (elt >> 1);
}

Referenced by AArch64_AM_decodeLogicalImmediate().