Rizin
unix-like reverse engineering framework and cli tools
cs_arm Struct Reference

Instruction structure. More...

#include <arm.h>

Public Attributes

bool usermode
 User-mode registers to be loaded (for LDM/STM instructions) More...
 
int vector_size
 Scalar size for vector instructions. More...
 
arm_vectordata_type vector_data
 Data type for elements of vector instructions. More...
 
arm_cpsmode_type cps_mode
 CPS mode for CPS instruction. More...
 
arm_cpsflag_type cps_flag
 CPS mode for CPS instruction. More...
 
arm_cc cc
 conditional code for this insn More...
 
bool update_flags
 does this insn update flags? More...
 
bool writeback
 does this insn write-back? More...
 
arm_mem_barrier mem_barrier
 Option for some memory barrier instructions. More...
 
uint8_t op_count
 
cs_arm_op operands [36]
 operands for this instruction. More...
 

Detailed Description

Instruction structure.

Definition at line 424 of file arm.h.

Member Data Documentation

◆ cc

arm_cc cs_arm::cc

conditional code for this insn

Definition at line 430 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().

◆ cps_flag

arm_cpsflag_type cs_arm::cps_flag

CPS mode for CPS instruction.

Definition at line 429 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().

◆ cps_mode

arm_cpsmode_type cs_arm::cps_mode

CPS mode for CPS instruction.

Definition at line 428 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().

◆ mem_barrier

arm_mem_barrier cs_arm::mem_barrier

Option for some memory barrier instructions.

Definition at line 433 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().

◆ op_count

uint8_t cs_arm::op_count

Number of operands of this instruction, or 0 when instruction has no operand.

Definition at line 437 of file arm.h.

◆ operands

cs_arm_op cs_arm::operands[36]

operands for this instruction.

Definition at line 439 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail(), capstone.CsInsn::op_count(), and capstone.CsInsn::op_find().

◆ update_flags

bool cs_arm::update_flags

does this insn update flags?

Definition at line 431 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().

◆ usermode

bool cs_arm::usermode

User-mode registers to be loaded (for LDM/STM instructions)

Definition at line 425 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().

◆ vector_data

arm_vectordata_type cs_arm::vector_data

Data type for elements of vector instructions.

Definition at line 427 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().

◆ vector_size

int cs_arm::vector_size

Scalar size for vector instructions.

Definition at line 426 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().

◆ writeback

bool cs_arm::writeback

does this insn write-back?

Definition at line 432 of file arm.h.

Referenced by capstone.CsInsn::__gen_detail().


The documentation for this struct was generated from the following file: