Rizin
unix-like reverse engineering framework and cli tools
neon-simd-post-ldst-multi-elem.s.cs
Go to the documentation of this file.
1 # CS_ARCH_ARM64, 0, None
2 0x00,0x70,0xc1,0x4c = ld1 {v0.16b}, [x0], x1
3 0xef,0x75,0xc2,0x4c = ld1 {v15.8h}, [x15], x2
4 0xff,0x7b,0xdf,0x4c = ld1 {v31.4s}, [sp], #16
5 0x00,0x7c,0xdf,0x4c = ld1 {v0.2d}, [x0], #16
6 0x00,0x70,0xc2,0x0c = ld1 {v0.8b}, [x0], x2
7 0xef,0x75,0xc3,0x0c = ld1 {v15.4h}, [x15], x3
8 0xff,0x7b,0xdf,0x0c = ld1 {v31.2s}, [sp], #8
9 0x00,0x7c,0xdf,0x0c = ld1 {v0.1d}, [x0], #8
10 0x00,0xa0,0xc1,0x4c = ld1 {v0.16b, v1.16b}, [x0], x1
11 0xef,0xa5,0xc2,0x4c = ld1 {v15.8h, v16.8h}, [x15], x2
12 0xff,0xab,0xdf,0x4c = ld1 {v31.4s, v0.4s}, [sp], #32
13 0x00,0xac,0xdf,0x4c = ld1 {v0.2d, v1.2d}, [x0], #32
14 0x00,0xa0,0xc2,0x0c = ld1 {v0.8b, v1.8b}, [x0], x2
15 0xef,0xa5,0xc3,0x0c = ld1 {v15.4h, v16.4h}, [x15], x3
16 0xff,0xab,0xdf,0x0c = ld1 {v31.2s, v0.2s}, [sp], #16
17 0x00,0xac,0xdf,0x0c = ld1 {v0.1d, v1.1d}, [x0], #16
18 0x00,0x60,0xc1,0x4c = ld1 {v0.16b, v1.16b, v2.16b}, [x0], x1
19 0xef,0x65,0xc2,0x4c = ld1 {v15.8h, v16.8h, v17.8h}, [x15], x2
20 0xff,0x6b,0xdf,0x4c = ld1 {v31.4s, v0.4s, v1.4s}, [sp], #48
21 0x00,0x6c,0xdf,0x4c = ld1 {v0.2d, v1.2d, v2.2d}, [x0], #48
22 0x00,0x60,0xc2,0x0c = ld1 {v0.8b, v1.8b, v2.8b}, [x0], x2
23 0xef,0x65,0xc3,0x0c = ld1 {v15.4h, v16.4h, v17.4h}, [x15], x3
24 0xff,0x6b,0xdf,0x0c = ld1 {v31.2s, v0.2s, v1.2s}, [sp], #24
25 0x00,0x6c,0xdf,0x0c = ld1 {v0.1d, v1.1d, v2.1d}, [x0], #24
26 0x00,0x20,0xc1,0x4c = ld1 {v0.16b, v1.16b, v2.16b, v3.16b}, [x0], x1
27 0xef,0x25,0xc2,0x4c = ld1 {v15.8h, v16.8h, v17.8h, v18.8h}, [x15], x2
28 0xff,0x2b,0xdf,0x4c = ld1 {v31.4s, v0.4s, v1.4s, v2.4s}, [sp], #64
29 0x00,0x2c,0xdf,0x4c = ld1 {v0.2d, v1.2d, v2.2d, v3.2d}, [x0], #64
30 0x00,0x20,0xc3,0x0c = ld1 {v0.8b, v1.8b, v2.8b, v3.8b}, [x0], x3
31 0xef,0x25,0xc4,0x0c = ld1 {v15.4h, v16.4h, v17.4h, v18.4h}, [x15], x4
32 0xff,0x2b,0xdf,0x0c = ld1 {v31.2s, v0.2s, v1.2s, v2.2s}, [sp], #32
33 0x00,0x2c,0xdf,0x0c = ld1 {v0.1d, v1.1d, v2.1d, v3.1d}, [x0], #32
34 0x00,0x80,0xc1,0x4c = ld2 {v0.16b, v1.16b}, [x0], x1
35 0xef,0x85,0xc2,0x4c = ld2 {v15.8h, v16.8h}, [x15], x2
36 0xff,0x8b,0xdf,0x4c = ld2 {v31.4s, v0.4s}, [sp], #32
37 0x00,0x8c,0xdf,0x4c = ld2 {v0.2d, v1.2d}, [x0], #32
38 0x00,0x80,0xc2,0x0c = ld2 {v0.8b, v1.8b}, [x0], x2
39 0xef,0x85,0xc3,0x0c = ld2 {v15.4h, v16.4h}, [x15], x3
40 0xff,0x8b,0xdf,0x0c = ld2 {v31.2s, v0.2s}, [sp], #16
41 0x00,0x40,0xc1,0x4c = ld3 {v0.16b, v1.16b, v2.16b}, [x0], x1
42 0xef,0x45,0xc2,0x4c = ld3 {v15.8h, v16.8h, v17.8h}, [x15], x2
43 0xff,0x4b,0xdf,0x4c = ld3 {v31.4s, v0.4s, v1.4s}, [sp], #48
44 0x00,0x4c,0xdf,0x4c = ld3 {v0.2d, v1.2d, v2.2d}, [x0], #48
45 0x00,0x40,0xc2,0x0c = ld3 {v0.8b, v1.8b, v2.8b}, [x0], x2
46 0xef,0x45,0xc3,0x0c = ld3 {v15.4h, v16.4h, v17.4h}, [x15], x3
47 0xff,0x4b,0xdf,0x0c = ld3 {v31.2s, v0.2s, v1.2s}, [sp], #24
48 0x00,0x00,0xc1,0x4c = ld4 {v0.16b, v1.16b, v2.16b, v3.16b}, [x0], x1
49 0xef,0x05,0xc2,0x4c = ld4 {v15.8h, v16.8h, v17.8h, v18.8h}, [x15], x2
50 0xff,0x0b,0xdf,0x4c = ld4 {v31.4s, v0.4s, v1.4s, v2.4s}, [sp], #64
51 0x00,0x0c,0xdf,0x4c = ld4 {v0.2d, v1.2d, v2.2d, v3.2d}, [x0], #64
52 0x00,0x00,0xc3,0x0c = ld4 {v0.8b, v1.8b, v2.8b, v3.8b}, [x0], x3
53 0xef,0x05,0xc4,0x0c = ld4 {v15.4h, v16.4h, v17.4h, v18.4h}, [x15], x4
54 0xff,0x0b,0xdf,0x0c = ld4 {v31.2s, v0.2s, v1.2s, v2.2s}, [sp], #32
55 0x00,0x70,0x81,0x4c = st1 {v0.16b}, [x0], x1
56 0xef,0x75,0x82,0x4c = st1 {v15.8h}, [x15], x2
57 0xff,0x7b,0x9f,0x4c = st1 {v31.4s}, [sp], #16
58 0x00,0x7c,0x9f,0x4c = st1 {v0.2d}, [x0], #16
59 0x00,0x70,0x82,0x0c = st1 {v0.8b}, [x0], x2
60 0xef,0x75,0x83,0x0c = st1 {v15.4h}, [x15], x3
61 0xff,0x7b,0x9f,0x0c = st1 {v31.2s}, [sp], #8
62 0x00,0x7c,0x9f,0x0c = st1 {v0.1d}, [x0], #8
63 0x00,0xa0,0x81,0x4c = st1 {v0.16b, v1.16b}, [x0], x1
64 0xef,0xa5,0x82,0x4c = st1 {v15.8h, v16.8h}, [x15], x2
65 0xff,0xab,0x9f,0x4c = st1 {v31.4s, v0.4s}, [sp], #32
66 0x00,0xac,0x9f,0x4c = st1 {v0.2d, v1.2d}, [x0], #32
67 0x00,0xa0,0x82,0x0c = st1 {v0.8b, v1.8b}, [x0], x2
68 0xef,0xa5,0x83,0x0c = st1 {v15.4h, v16.4h}, [x15], x3
69 0xff,0xab,0x9f,0x0c = st1 {v31.2s, v0.2s}, [sp], #16
70 0x00,0xac,0x9f,0x0c = st1 {v0.1d, v1.1d}, [x0], #16
71 0x00,0x60,0x81,0x4c = st1 {v0.16b, v1.16b, v2.16b}, [x0], x1
72 0xef,0x65,0x82,0x4c = st1 {v15.8h, v16.8h, v17.8h}, [x15], x2
73 0xff,0x6b,0x9f,0x4c = st1 {v31.4s, v0.4s, v1.4s}, [sp], #48
74 0x00,0x6c,0x9f,0x4c = st1 {v0.2d, v1.2d, v2.2d}, [x0], #48
75 0x00,0x60,0x82,0x0c = st1 {v0.8b, v1.8b, v2.8b}, [x0], x2
76 0xef,0x65,0x83,0x0c = st1 {v15.4h, v16.4h, v17.4h}, [x15], x3
77 0xff,0x6b,0x9f,0x0c = st1 {v31.2s, v0.2s, v1.2s}, [sp], #24
78 0x00,0x6c,0x9f,0x0c = st1 {v0.1d, v1.1d, v2.1d}, [x0], #24
79 0x00,0x20,0x81,0x4c = st1 {v0.16b, v1.16b, v2.16b, v3.16b}, [x0], x1
80 0xef,0x25,0x82,0x4c = st1 {v15.8h, v16.8h, v17.8h, v18.8h}, [x15], x2
81 0xff,0x2b,0x9f,0x4c = st1 {v31.4s, v0.4s, v1.4s, v2.4s}, [sp], #64
82 0x00,0x2c,0x9f,0x4c = st1 {v0.2d, v1.2d, v2.2d, v3.2d}, [x0], #64
83 0x00,0x20,0x83,0x0c = st1 {v0.8b, v1.8b, v2.8b, v3.8b}, [x0], x3
84 0xef,0x25,0x84,0x0c = st1 {v15.4h, v16.4h, v17.4h, v18.4h}, [x15], x4
85 0xff,0x2b,0x9f,0x0c = st1 {v31.2s, v0.2s, v1.2s, v2.2s}, [sp], #32
86 0x00,0x2c,0x9f,0x0c = st1 {v0.1d, v1.1d, v2.1d, v3.1d}, [x0], #32
87 0x00,0x80,0x81,0x4c = st2 {v0.16b, v1.16b}, [x0], x1
88 0xef,0x85,0x82,0x4c = st2 {v15.8h, v16.8h}, [x15], x2
89 0xff,0x8b,0x9f,0x4c = st2 {v31.4s, v0.4s}, [sp], #32
90 0x00,0x8c,0x9f,0x4c = st2 {v0.2d, v1.2d}, [x0], #32
91 0x00,0x80,0x82,0x0c = st2 {v0.8b, v1.8b}, [x0], x2
92 0xef,0x85,0x83,0x0c = st2 {v15.4h, v16.4h}, [x15], x3
93 0xff,0x8b,0x9f,0x0c = st2 {v31.2s, v0.2s}, [sp], #16
94 0x00,0x40,0x81,0x4c = st3 {v0.16b, v1.16b, v2.16b}, [x0], x1
95 0xef,0x45,0x82,0x4c = st3 {v15.8h, v16.8h, v17.8h}, [x15], x2
96 0xff,0x4b,0x9f,0x4c = st3 {v31.4s, v0.4s, v1.4s}, [sp], #48
97 0x00,0x4c,0x9f,0x4c = st3 {v0.2d, v1.2d, v2.2d}, [x0], #48
98 0x00,0x40,0x82,0x0c = st3 {v0.8b, v1.8b, v2.8b}, [x0], x2
99 0xef,0x45,0x83,0x0c = st3 {v15.4h, v16.4h, v17.4h}, [x15], x3
100 0xff,0x4b,0x9f,0x0c = st3 {v31.2s, v0.2s, v1.2s}, [sp], #24
101 0x00,0x00,0x81,0x4c = st4 {v0.16b, v1.16b, v2.16b, v3.16b}, [x0], x1
102 0xef,0x05,0x82,0x4c = st4 {v15.8h, v16.8h, v17.8h, v18.8h}, [x15], x2
103 0xff,0x0b,0x9f,0x4c = st4 {v31.4s, v0.4s, v1.4s, v2.4s}, [sp], #64
104 0x00,0x0c,0x9f,0x4c = st4 {v0.2d, v1.2d, v2.2d, v3.2d}, [x0], #64
105 0x00,0x00,0x83,0x0c = st4 {v0.8b, v1.8b, v2.8b, v3.8b}, [x0], x3
106 0xef,0x05,0x84,0x0c = st4 {v15.4h, v16.4h, v17.4h, v18.4h}, [x15], x4
107 0xff,0x0b,0x9f,0x0c = st4 {v31.2s, v0.2s, v1.2s, v2.2s}, [sp], #32
@ v0
Definition: lanai.h:84
@ v1
Definition: lanai.h:85
x3
x4
x2
x1
static int sp
Definition: z80asm.c:91